Abstract: The high computational burden posed by modern control algorithms preclude its industrial application using present day microcomputers. In this paper we evaluate the computational load of different logical and arithmetic operations and the capabilities of several computing systems (software and hardware). This study reveals that real-time limitations can be alleviated through the adoption of general techniques associated with the data representation. Such techniques achieve not only a more efficient management of the computational resources but also provide a deeper insight on developments towards future real-time control architectures.
Introduction
Since the advent of robotic technology manipulator control has been an area of active research. These mechanical devices composed of several links connected through revolute or prismatic joints, have complex dynamic phenomena which make difficult the development of efficient controllers. Although linear PID controllers are still used in present day industrial robots they are inappropriate for high performances. In fact, PID systems lead to limited path tracking accuracy and may exhibit vibrations at high speeds. The low efficiency of these systems motivated the appearance of controllers based on different concepts [1-31. However, the high computational burden posed by many of these algorithms precludes its industrial application using present day microcomputers. While powerful monoprocessor controllers may be non-economical, the alternative of a multi-microprocessor architecture [4-61 is still in a research stage and the total computational efficiency is probably far from desirable. This situation can be overcome through the development of control strategies more adapted to microcomputer-based structures, In fact, the greater the controller complexity the greater the computational requirements. It is then appropriate to question to what extent is it feasible to implement a given algorithm and which are the most adequate techniques to do the job. Furthermore, the technical literature is scarce on the evaluation of the computational load posed by each algorithm and its dependence on the software and hardware structure. This paper compares the real-time capabilities of several computer systems and introduces techniques capable of render more efficient practical implementations. In order to develop this study the article is organized as follows. In section two we evaluate the computational load with respect to different logical and arithmetic operations of several computing systems (software and hardware). Section three presents general techniques amenable to real-time implementations. Finally, in section four conclusions are drawn.
Evaluation of Computational Load and Software and Hardware Capabilities
The evaluation of the computational load required by an algorithm and the capabilities of a given computational system, are essential steps in any preliminary study regarding its future implementation.
Many of the algorithms suggested in the literature neglect these points, and no assessment is made about computational requirements. Some studies take into account the computational load based on the required number of sums and multiplications, while others only mention the maximum sampling frequencies achieved after the algorithm has been installed in a given system. Obviously such approaches are far from satisfactory, because they do not take into account all the "factors" involved. The difficulty of the problem lies precisely in the large number of factors involved, such as the type of microprocessor, clock frequency, memory wait states, type and version of the compiler, type and accuracy of the operations, etc.
Although not considering all possible combinations of operat ions/compiler/processor/coprocessor , the data displayed in Tables 1 and 2 attempts to clarify these issues [7] . They show the range of variation of the computational time required by each arithmetic or logical operation for a given system (software and hardware). Among the large number of possibilities we have chosen those combinations more relevant in controller implementation. Inspecting the data several conclusions can be drawn:
. Trigonometric operations are the most time consuming.
-Logical and integer arithmetic operations are the fastest.
-The arithmetic coprocessor is essential to speed-up floating point operations.
-Logical and integer arithmetic operations are not affected by the presence or absence of coprocessors.
* For a given hardware, large variations of computing time may occur depending on the compiler being used.
-Theoretically, the speed of calculations increases linearly with the clock frequency. However, for large frequencies, wait states may occur when accessing memory. In this case the way memory is organized is the determining factor in the full use of that velocity.
Reduced Instruction Set Computer (RISC) architectures appear to be far more efficient than conventional Complex Instruction Set Computers (CISC).
In order to provide a better perspective of these properties, we have decided to measure the frequency of calculation for an adequate benchmark. Because extrapolation from generic benchmarks are questionable [ 8 . 9 1 , we have decided to select a benchmark capable of reflecting the requirements normally associated with robot control. Thus, we show in Fig. 1 The results in Fig. 1 show that, by the time the whole control algorithm is implemented, which contains several sub-algorithms such as kinematics, dynamics. control and trajectory planning, the computational load can easily reach levels incompatible with the use of high sampling frequencies. The development of techniques for the real-time implementation of these algorithms is the matter of the next section.
Techniques to Improve the Real-Time Performances of Computer Control Systems
Modern robot control algorithms pose very stringent computational requirements. Although technological progress makes available systems with ever increasing performances, the truth is that their use as robot controllers may not be economically feasible. In the sequel we present a set of techniques to improve the real-time performances of the control system, which are, to a large extent "hardware independent" [ 7 ] . We group these techniques into six categories:
-Assembly language programming.
-Low precision arithmetic calculations.
Use of memory.
-Multirate schemes.
Preview techniques.
-Dedicated compilers.
which are discussed in the sequel.
Assembly Langu age Programming
This is a well known technique and constitutes a natural starting point to improve the real-time performances of any controller. In fact direct programming in assembly language allows considerable optimization of the generated code. However, modern control algorithms are very complex and that makes their programming in assembly very time consuming. This is the reason why only a few researchers have adopted this strategy [11.12] as an alternative to high level languages such as FOR'I" or C.
Low Precision Arithmetic Calculations
This option has been one of the principal alternatives to the assembly language. The most common technique consists in giving up floating point calculations in favour of fixed point arithmetic L13.141.
At a first sight it would seem more practical to reduce only the accuracy of the floating point calculations. However, this is somewhat deceptive because many of the high level languages implement low accuracy floating point operations on the basis of operations with standard accuracy. Therefore, and contrary to our expectations, there is no improvement of the computation times. Clearly, if the high level language has distinct implementations for different accuracies then computation can be speeded up. This is shown in Fig. 2 for several floating point arithmetic operations, on the IMS T800-20 transputer, programmed in Occam 2 .
Use of Memory
This method transfers, in part or entirely, the load 
Multirate Schemes
The effects of the sampling frequency upon the performances of a digital robot controller are very important. In a control system, made of several feedback and feedforward paths, it is natural to expect different speeds of response along them. Therefore, it is reasonable to allocate different sampling (and computing) rates to such paths; this forms the basis of multirate schemes [18-201. In this way the computing power is assigned to each loop in accordance to its needs, allowing therefore a more rational management of the system resources.
Preview Techniques
Because microprocessors have limited computational capabilities the maximum allowable sampling frequency of the controller is bounded above. At the same time this gives rise to a time delay between the instant sensors are read and the control command is issued.
Preview techniques attempt to minimize this detrimental effect. Their application to the control of robot manipulators has shown to be simple and efficient [21, 221 .
Dedicated Compilers
The implementation of a control algorithm implicitly assumes the representation of process variables by means of real numbers. To these real numbers corres- In their method, an "uniform" representation for the variables is adopted, that is, real world and computer internal variables have identical accuracies. Once the admissible range of a variable is known, quantization levels can be defined as a function of the accuracy of the A/D and D/A converters; to each of these levels, an integer binary code is assigned. Then the control algorithm can be processed by Boolean Algebra operations upon the bits representing the variables. The Boolean Algebra operations are optimized by means of Binary Decision Diagrams, that are very efficient, once converted to IF-THEN-ELSE structures as show1 by Tables  1 and 2. This method is still in a research stage; however, it has already suggested interesting extensions to RISC computational structures and parallel architectures. In the first case the extension is motivated by the fact that processing by means of BDD's only requires microprocessors with a reduced number of instructions; in the second case the advantage stems from the simplicity of task allocation to parallel processors.
Conclusions
A large number of algorithms for robot control has been proposed so far. However, the validation of these algorithms through practical implementations is still confined to a few examples. Moreover, the high computational burden posed by many of these algorithms precludes its industrial application using present day microcomputers. This situation can be overcome through the development of control strategies more adapted to microcomputer-based structures. The analysis of both the computational requirements and microcomputer capabilities reveals that limitations are alleviated through the adoption of general techniques associated with the data representation. Furthermore, the use of these techniques achieves not only a more efficient management of the computational resources but also provides a deeper insight on develowents towards future real-time control architectures.
